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OBJECTS AND SUMMARY OF THE INVENTION 
It is a primary object of this invention to provide a new, 
Another object is to provide a simple, inexpensive 
6 integrator which exhibits superior performance char- 
acteristics at high and very high frequencies. 
A further object is to provide a simple integrator, which 
uses a minimum number of components that can be 
fabricated by integrated circuit and monolithic chip tech- 
10 niques. The resulting integrator is operable at frequencies 
up to and including those in the very high frequency 
An integrator is disclosed including a current sum- range. 
ming circuit, to which an input current related to an These and other objects of the invention are achieved 
input signal is supplied through an input resistor Ri, and by providing an integrator which consists of a current 
a feedback current is supplied through a resistor Rz. The 15 summing circuit or element with associated external 
Output of the summing circuit, in one embodiment is a impedances. Together they operate upon an input voltage 
transistor connected in a common-base configuration, and or current in a strict mathematical way, rather than by 
is connected both to a parallel resistive-capacitive (RC) approximation, to provide an output which is the me 
combination and to an output terminal. The feedback tirne integral of the input. a preferred embodiment of 
resistor R2 is isolated from the capacitor C by an emitter 20 the invention, the integrator consists of a first transistor 
follower. ?%e OutpUt Signal at the output terminal is a connected in a common-base configuration, which acts 
true time integral of the input signal. as the current summing circuit. Except for biasing com- 
ponents, the associated external impedances include an 
input resistor, a resistor-capacitor combination, a feed- 
ORIGIN OF INVENTION 25 back resistor, and a second transistor which acts as an 
The invention described herein was made in the per- emitter follower to provide impedance isolation. The 
formance of work under a NASA contract and is subject two transistors, together With the biasing components, 
to the provisions of Sec. 305 of the National Aeronautics necessary for the Proper biasing of the transistors, lend 
and Space Act of 1958, Public Law 85-586 (72 Stat. 3o themselves to integrated circuit technique, so that the 
435; 42 U.S.C. 2457). complete integrator can be manufactured easily at a 
relatively low cost. 
The novel features of the invention are set forth with 
particularity in the appended claims. The invention will 
best be understood from the following description when 
This invention generally relates to an integrator and, 35 read in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
improved, relatively simple integrator. 
BACKGROUND OF THE INVENTION 
Field of the invention 
more partiodarly, to a simple solid state operational 
integrator. 
Description of the prior art 40 
The advantageous properties of integrating circuits or 
simply integrators, which are well known, have been 
extensively utilized in many design applications and cir- 
cuits. Among such circuits, are peak detectors, 90" 45 
bhase shifters, and, circuits for obtaining an output pro- 
portional to the time integral of an input. 
The prior art includes various integrators with highly 
satisfactory performance characteristics at low or rela- 
tively low frequencies. These are generally of the opera- 5o 
tional amplifier type with capacitive feedback. Basically, 
they are high-gain DC amplifiers with capacitors con- 
nected as feedback elements. At higher frequencies, such 
.as 10 megahertz (mHz.) and above, integrators of the 
;operational amplifier type are not satisfactory. At such 55 
'frequencies, attempts have been made to use resistor- 
cavacitor (RC) networks in coniunction with one or 
FIG. 1 is a simple, basic diagram of the integrator of 
the present invention; 
FIG. 2 is a generalized, schematic diagram of the ar- 
rangement shown in FIG. 1; 
FTG. 3 is a waveform diagram of input and output 
signals useful in explaining one application of the in- 
tegrator of the invention; 
FIG. 4 is a specific embodiment of the integrator de- 
signed to integrate a sinewave input voltage; 
FIG. 5 is another specific embodiment of the integrator 
designed to integrate a square wave input at a very high 
frequency; 
FIG. 6 is a multiline wave form diagram useful in 
explaining the use of the integrator in conjunction with 
a binary-digit-storing delay line; 
FIG. 7 is a simple block diagram of a circuit combina- 
tion which includes a delay line and an integrator; and 
FIG. 8 is a specific embodiment of an integrator for 
use in the combination. shown in FIG. 7. 
mire amplification stages, that function to amplify the 
voltage accross the capacitor. Such integrators require 
high voltage gain. In the high frequency (HF) or very An 
- 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
high frequency (VHF) ranges, the gain can be stabiliized "" Referring to FIG. 1, there is shown a basic block and 
only with a relatively large number of elements and com- schematic diagram of the integrator. The integrator is 
ponents. Consequently, the resulting integrators are quite shown supplied with an input voltage signal el(t). The 
complex, expensive and of limited performance. In addi- input signal or simply the input is applied between an 
tion, most integrators designed to operate in the HF or 65 input terminal 2 and a terminal 43 connected to a line 
VHF ranges are of limited bandwidth. Yet the need for 14, which is assumed to be at a reference potential, such 
integrators to operate in these ranges is increasing, be- as ground. The output signal or simply output of the 
cause more and more systems are designed to operate at integrator is represented as a voltage ez( t )  between an 
'high or very high frequencies. Thus, a need exists for a output terminal I§ and a terminal 66 connected to line 4 
-relatively simple integrator, capable of satisfactory opera- 70 The integrator includes a current summing circuit 20, 
tion in (HF and VHF ranges, though not necessarily a capacitor C and resistor R, the latter two being con- 
limited thereto. nected in parallel between the output terminal of circuit 
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20 and line 14. An impedance isolation circuit 22 is con- 
nected between output treminal 115 and the parallel RC 
components. Its function is to isolate an impedance, which 
is represented by the constant transfer function Kz for 
e ( t )  from the capacitor C .  The transfer function Kz and 
another transfer function K1 for el(t) ,  which is con- 
nected at one end to terminal 12, are connected to circuit 
28 to supply it with two currents il(t) and iz(t) to be 
summed therein. 
il(s) =Kl.el(s) 
iz (s)=K2.ez(s) ,  and 
i (s)=i1(s)+iz(s) .  
The term e&) could be expressed as 
R 
sc . 
Using Laplace notation, 
__ 
ez(s) =- 1 %(SI 
or 
The last expression can be rewritten as: 
- Ki
C 
ez(s)= Kz-e l ( s )  
Sf--- RC C 
Assuming that 
Expression 1 reduces to 
K1 1 1 
c s s  ez( s )  =-----el(s) 
When the last expression is translated into the time 
domain 
It should be pointed out that Expression 2 is only true 
when K2 or 1/R2 equals 1/R so that two of the terms in 
the denominator of Expression 1 cancel one another. 
If l/Rz is greater than 1/R, the negative term in the 
denominator of Expression 1 is not canceled out, thereby 
indicating an unstable or oscillatory condition. Thus, here- 
after it is assumed that l /Rz is either equal or less than 
1/R. That is, Rz?R, and preferably Rz=R. Assuming 
that Kl=l/Rl, Expression 2 reduces to 
For the foregoing Expression 2a to be substantially 
accurate, it is important that the input impedance of the 
current summing circuit 20 is zero or at least very small 
with respect to R1 and Rz. Also, the impedance isolation 
circuit 22 should have unity voltage gain. These require- 
ments are easily achievable by employing a transistor 
connected in a common-base configuration as circuit 20 
and using a second transistor, which acts as an emitter 
follower, for circuit 22. Such an arrangement is shown 
in FIG. 2, to  which reference is made herein. Therein 
elements l i e  those shown in FIG. 1 are designated by 
like numerals or letters, 
Current summing circuit 0 is shown as a PNP tran- 
sistor, whose base is connected to the reference line 14. 
Its emitter serves as the input terminal for the currents 
flowing through input resistor R1 and the feedback re- 
sistor Rz. The transistor's collector is connected to C and 
R, as well as to the base of another PNP transistor, 
which acts as circuit 22. The latter, connected as an 
emitter follower, provides the proper impedance isolation 
between capacitor C and feedback resistor Rz. The col- 
lector of the transistor 22 is assumed to be connected to 
a DC biasing source while its emitter is connected to 
output terminal 15. An output resistor Rout 
between the emitter and the reference line 
voltage across Rout which represents the integrator's out- 
From Expression 2 or 2u, it should be noted that the 
output e2(t)  is not an approximation of the time integral 
of the input e l ( t ) ,  but rather, it is an exact mathematical 
integration thereof. It should also be noted that except 
20 for biasing components, required to properly bias the 
two transistors, the integrator consists of two transistors, 
three resistors (R, R1, and R2) and one capacitor ( C ) .  
Thus, the number of components of the present integrator 
could be regarded as minimal. 
The novel integrator of the present invention exhibits 
excellent performance characteristics over a very wide 
frequency range, including VHF, and thereof can be used 
in any application which has to operate at such fre- 
quencies. For example, it can be used as a 90" phase 
30 shifter, peak detector, in high speed servo-mechanism 
control networks, etc. 
As an example of the use of the present integrator as 
a 90" phase shifter or in a peak detecting circuit let 
Then Expression 2u can be rewritten as 
15 put signal. 
25 
e l ( t )=A sin w t  (3) 35 
e z ( t ) = L J t A  RiC o sin wtdt 
40 Integrating over the time interval from 0 to i, 
(4) 
1 - A  
(5) 
e z ( t ) = - -  cos wt RC w 
Thus, the output is shifted by 90" with respect to the 
input signal, since in response to a sine input function, 
Let 
45 a cosine output function is produced. 
- Awo e z ( t ) = -  cos wt 
w 
If wd=w 
55 e2(t),=-A cos ut (7) 
Thus, it is seen that the peak output amplitude will equal 
A, the peak input amplitude, when 
In FIG. 3, to which reference is made herein, the sine 
input function or voltage and the cosine output voltage 
are plotted with respect to time. From it, it should be 
appreciated that if the peaks such as 30 and 31 of the 
65 el(t) voltage have to be detected, this can be readily 
accomplished by applying the sinusoidal voltage el ( t  ) 
to the integrator of the present invention and then detect- 
ing the zero crossing 32 of 33 of the integrated output 
waveform. It should be pointed out that these zero cross- 
70 ings are independent of the input waveform amplitude 
or frequency. Thus, the use of the present integrator in 
conjunction with a zero crossing detector results in a 
highly reliable peak detector. 
FIG. 4 represents a complete schematic diagram of 
75 the novel integrator with transistor biasing components 
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of values as indicated. This particular embodiment was 
designed to integrate an input sine wave. It should be 
noted that in FIG. 4, 
to use the combination of positive pulse followed by 
a negative pulse to produce a single meaningful signal to 
represent a “1.” Such a signal is designated by numeral 
75 in line e of FIG. 6. For example, the positive pulse 
’70 could be fed to set a bistable device, such as a flip-flop, 
R1C 3.103.5.10-9 ti and the negative pulse 71 could be used to rest the flip- 
flop. The state of the flip-flop could thus be used to rep- 
resent the bit which exits the line. 
Such an arrangement, which is similar to a non-return- 
In another embodiment, the teachings of the present 10 to-zero ( N u )  mode Or technique Of operation, could 
invention were utilized to design an integrator for inte- be used with a return-to-zero (E) type line. Thus, the 
square wave at 50 d z . ,  which is in VHF higher-noise-immunity achieved with a RZ line is retained, 
range. Such an embodiment with specific components is while achieving a hi& bit density capability which is 
diagrammed in FIG. 5. Therein the capacitor of 5 pico- typical of the NRZ mode of operation. The advantages 
farads (pf.) shown in dashed lines represents the total 15 as well as the disadvantages of operating a line in either 
capacitance of transistor 22. The time constant T of the the RZ or mode are well known and extensively 
circuit can be expressed as described in the literature, including publications of line manufacturers. One example is a publication entitled “An 
Introduction to Magnetostrictive Delay Lines,” published 7=R1C= 1.103. ( 1 Of5)  .10-12= 15.10-9 seconds 
a peak to peak value of 2 volts, the diagrammed circuit A simple block diagram of a combination of circuits 
produced an accurate intergrated output voltage with a incorporating a delay line and the integrator of this in- 
sawtooth waveform with a peak to peak voltage of 0.6 vention is shown in FIG. 7, to which reference is made 
volt. The identical circuit produced the same output volt- herein. Therein a delay line 80 is shown receiving the 
age when supplied with a squarewave input voltage at 25 input current P U h  45 at an input terminal 82. It provides 
250 kHz. but with a peak to peak voltage of three volts. output signals 60 and 61. These are amplified in an ampli- 
Thus, it is Seen that the particular integrator shown in fier 83, whose Outputs are supplied to an integrator 85. 
FIG. 5 has an extremely broadband, operating from 250 The latter’s outputs are positive and negative pulses ’70 
kHz. to 50 mHz. and ‘71 which drive a detector 90, whose output is the 
the integrator, designed in accordance with the teachings One specific embodiment of the integrator 85 is shown 
disclosed herein, could operate over a very wide frequency in FIG. 8. This embodiment, included herein as exemplary 
range, including VHF. Also, since the required compo- to highlight an additional use of the integrator of the 
nents are two transistors and several resistors and capaci- Present invention, is used in conjunction with a 1 m&. 
tors, the entire circuit lends itself to integrated circuitry 35 delay line. In one application, a RZ type delay line of 
production techniques. Indeed, with presently known tech- 1 mfi. With a delay Of 100 microseconds manufactured 
niques, it could be manufactured on a single monolithic by Digital Devices, hc. ,  is used. By integrating the output 
chip, thus greatly reducing its cost when manufactured of such a line, it can be thought of as operating in the 
in large quantities. NRZ mode. Thus, NRZ mode advantages are gained with- 
In  addition to the foregoing described uses of the novel 40 out the disadvantages thereof. In FIG. 8, the diodes 101- 
integrator, in one specific embodiment actually reduced to 104 form two “dead space” generators whose main pur- 
practice, it was used in conjunction with a sonic delay line pose is to substantially eliminate the slight offset of the 
in which digital information of an aperiodic nature was base h e  of the integrator’s output, caused by small dis- 
stored. As is appreciated by those familiar with the use similarities which may occur between the output signals 
of delay lines for information storage, bits of binary digits 45 Of amplifier 83. 
such as “1” or a “0” are stored in a line by the applica- From the three specific embodiments, diagrammed in 
tion of a pulse to the line’s delay medium or by the ab- FWS. 4, 5 and 8, it should be appreciated that though 
sence of the pulse. Hereafter, let it be assumed that for they are designed to integrate different type signals at 
“1” a pulse is applied, and the absence of a pulse repre- different frequency ranges, each of them is of the same 
sents the storing of a “0.” 50 basic design. Each embodiment includes a current sum- 
When a current pulse is applied to an ultrasonic delay ming transistor 20, connected in a common-base config- 
line of the magnetostrictive type, glass, or the like, it  uration, and an impedance isolation transistor 22 connect- 
causes a mechanical stress pulse in the delay medium ed as an emitter follower. In addition, each includes an in- 
which propagates through the line. The idealized waveform put resistor Ri, a capacitor c, resistor R, and a feedback 
of a current pulse, the mechanical stress pulse, and the 55 resistor Rz. The integrator time constant is c=RIC.  The 
response of the line’s output coil to  the stress pulse are vide Proper DC biasing for the particular transistors which 
diagrammed in FIG. 6, lines a, b and c, respectively. I t  are usrd. 
should be noted that the mechanical stress pulse (line b )  is Although particular embodiments of the invention have 
proportional to the first derivative of the current pulse been described and illustrated herein, it is recognized that 
(line a ) ,  while the pickup coil response (line C )  is pro- 60 modifications and variations may readily occur to those 
portional to the second derivative. In FIG. 6, the in skilled in the art, and consequently, it is intended that the 
current pulse is designated by 45, with a leading edge claims be interpreted to cover such modifications and 
and a trailing edge 51. The stress pulses in the line are equivalents. 
designated by 55 and 57, while the output signals of the 
line’s pickup coil are designated as 69 and 61. 
In accordance with ings of the invention, the 
pickup coil outputs ( 6  are supplied to the novel 
integrator, herebefore , after appropriate ampli- 
fication. The integrator successively integrates the two sig- 
als to provide a positive pulse 70 in response to signal 70 
0 and a negative pulse 71 in response to signal 61. Pulses 
70 and ’71 are diagrammed in line d of FIG. 6. 
By comparing lines b and d, it is seen that the integra- 
tor’s outputs correspond to the stress pulses in the line. 
These are advantageously supplied to  a detection circuit 75 
q=-= 1 =66.666 radians 
COO 66 666- Thusfo=-=--10.500 C.P.S. 
2 ? r %  
With an input square wave voltage at 50 mHz. and with 20 by Digital Devices, Inc., of Long Island, N.Y. 
From the foregoing, it should thus be appreciated that 30 positive pulse 75. 
What is claimed is: 
current summing means having an input terminal, an 
output terminal and a common terminal; 
a first resistor to which an input signal is applied; 
means for connecting said first resistor to said input 
terminal to SUPPlY a current thereat which is related 
to  said input signal; 
a second resistor and a capacitor forming a parallel 
combination; 
means for connecting said parallel combination across 
said output and common terminals; and 
65 1. An integrator comprising: 
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feedback means including a third resistor connected 
between said input and output terminals for apply- 
ing a feedback current at said input terminal, said 
current summing means having a very low input im- 
pedance as compared to said first and third resistors 
and a high output impedance as compared with said 
second resistor. 
2. The integrator as recited in claim 1 wherein said 
current summing means is a transistor and said input, 
output and common terminals are the emitter, collector 
and base terminals of said transistor. 2,761,968 911956 Kuder _ _ _ _ _ _ _ _ _ _ _ _ _  328-127 
3. The integrator as recited in claim 1 wherein said 2,846,577 811958 Blasingame _-______- 235-183 
feedback means includes impedance isolating means to 3,119,930 111964 Isabeau _ _ _ _ _ _ _ _ _ _ _ _  328-127 
substantially isolate the input and output terminals of 3,283,135 1111966 Sklaroff _ _ _ _ _ _ _ _ _ L _ _  307-229 
said current summing means except for the third resistor 15 3,310,726 311967 James ----_______-- 307 230 
nected therebetween. 
. The integrator as recited in claim 3 wherein the 
impedance isolating means is a first transistor connected 
as an emitter follower with the collector and emitter 
of said first transistor connected to said output terminal 20 
5. The integrator as recited in claim 3 wherein said 
current summing means is a second transistor and said 
input, output and common terminals are the emitter, 
collector and base terminals of said second transistor. 
6.  The integrator as recited in claim 5 wherein said 
third resistor is equal to said second resistor. 
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